Subversion Repositories shark

Rev

Go to most recent revision | Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
424 giacomo 1 
#ifndef __ASM_MACH_APIC_H
2 
#define __ASM_MACH_APIC_H
3 
#include <asm/smp.h>
4 
 
5 
#define SEQUENTIAL_APICID
6 
#ifdef SEQUENTIAL_APICID
7 
#define xapic_phys_to_log_apicid(phys_apic) ( (1ul << ((phys_apic) & 0x3)) |\
8 
                ((phys_apic<<2) & (~0xf)) )
9 
#elif CLUSTERED_APICID
10 
#define xapic_phys_to_log_apicid(phys_apic) ( (1ul << ((phys_apic) & 0x3)) |\
11 
                ((phys_apic) & (~0xf)) )
12 
#endif
13 
 
14 
#define NO_BALANCE_IRQ (1)
15 
#define esr_disable (1)
16 
 
17 
#define NO_IOAPIC_CHECK (0)
18 
 
19 
static inline int apic_id_registered(void)
20 
{
21 
        return (1);
22 
}
23 
 
24 
#define APIC_DFR_VALUE  (APIC_DFR_CLUSTER)
25 
static inline cpumask_t target_cpus(void)
26 
{
27 
        return cpu_online_map;
28 
}
29 
#define TARGET_CPUS     (target_cpus())
30 
 
31 
#define INT_DELIVERY_MODE dest_LowestPrio
32 
#define INT_DEST_MODE 1     /* logical delivery broadcast to all procs */
33 
 
34 
#define APIC_BROADCAST_ID     (0xff)
35 
static inline unsigned long check_apicid_used(physid_mask_t bitmap, int apicid)
36 
{
37 
        return 0;
38 
}
39 
 
40 
static inline unsigned long check_apicid_present(int bit)
41 
{
42 
        return physid_isset(bit, phys_cpu_present_map);
43 
}
44 
 
45 
#define apicid_cluster(apicid) (apicid & 0xF0)
46 
 
47 
static inline unsigned long calculate_ldr(unsigned long old)
48 
{
49 
        unsigned long id;
50 
        id = xapic_phys_to_log_apicid(hard_smp_processor_id());
51 
        return ((old & ~APIC_LDR_MASK) | SET_APIC_LOGICAL_ID(id));
52 
}
53 
 
54 
/*
55 
 * Set up the logical destination ID.
56 
 *
57 
 * Intel recommends to set DFR, LDR and TPR before enabling
58 
 * an APIC.  See e.g. "AP-388 82489DX User's Manual" (Intel
59 
 * document number 292116).  So here it goes...
60 
 */
61 
static inline void init_apic_ldr(void)
62 
{
63 
        unsigned long val;
64 
 
65 
        apic_write_around(APIC_DFR, APIC_DFR_VALUE);
66 
        val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
67 
        val = calculate_ldr(val);
68 
        apic_write_around(APIC_LDR, val);
69 
}
70 
 
71 
static inline void clustered_apic_check(void)
72 
{
73 
        printk("Enabling APIC mode:  %s.  Using %d I/O APICs\n",
74 
                "Cluster", nr_ioapics);
75 
}
76 
 
77 
static inline int multi_timer_check(int apic, int irq)
78 
{
79 
        return 0;
80 
}
81 
 
82 
static inline int apicid_to_node(int logical_apicid)
83 
{
84 
        return 0;
85 
}
86 
 
87 
extern u8 bios_cpu_apicid[];
88 
 
89 
static inline int cpu_present_to_apicid(int mps_cpu)
90 
{
91 
        if (mps_cpu < NR_CPUS)
92 
                return (int)bios_cpu_apicid[mps_cpu];
93 
        else
94 
                return BAD_APICID;
95 
}
96 
 
97 
static inline physid_mask_t apicid_to_cpu_present(int phys_apicid)
98 
{
99 
        return physid_mask_of_physid(phys_apicid);
100 
}
101 
 
102 
extern u8 cpu_2_logical_apicid[];
103 
/* Mapping from cpu number to logical apicid */
104 
static inline int cpu_to_logical_apicid(int cpu)
105 
{
106 
       if (cpu >= NR_CPUS)
107 
               return BAD_APICID;
108 
       return (int)cpu_2_logical_apicid[cpu];
109 
 }
110 
 
111 
static inline int mpc_apic_id(struct mpc_config_processor *m,
112 
                        struct mpc_config_translation *translation_record)
113 
{
114 
        printk("Processor #%d %ld:%ld APIC version %d\n",
115 
                m->mpc_apicid,
116 
                (m->mpc_cpufeature & CPU_FAMILY_MASK) >> 8,
117 
                (m->mpc_cpufeature & CPU_MODEL_MASK) >> 4,
118 
                m->mpc_apicver);
119 
        return m->mpc_apicid;
120 
}
121 
 
122 
static inline physid_mask_t ioapic_phys_id_map(physid_mask_t phys_map)
123 
{
124 
        /* For clustered we don't have a good way to do this yet - hack */
125 
        return physids_promote(0xFUL);
126 
}
127 
 
128 
#define WAKE_SECONDARY_VIA_INIT
129 
 
130 
static inline void setup_portio_remap(void)
131 
{
132 
}
133 
 
134 
static inline void enable_apic_mode(void)
135 
{
136 
}
137 
 
138 
static inline int check_phys_apicid_present(int boot_cpu_physical_apicid)
139 
{
140 
        return (1);
141 
}
142 
 
143 
static inline unsigned int cpu_mask_to_apicid(cpumask_const_t cpumask)
144 
{
145 
        int num_bits_set;
146 
        int cpus_found = 0;
147 
        int cpu;
148 
        int apicid;    
149 
 
150 
        num_bits_set = cpus_weight_const(cpumask);
151 
        /* Return id to all */
152 
        if (num_bits_set == NR_CPUS)
153 
                return (int) 0xFF;
154 
        /*
155 
         * The cpus in the mask must all be on the apic cluster.  If are not
156 
         * on the same apicid cluster return default value of TARGET_CPUS.
157 
         */
158 
        cpu = first_cpu_const(cpumask);
159 
        apicid = cpu_to_logical_apicid(cpu);
160 
        while (cpus_found < num_bits_set) {
161 
                if (cpu_isset_const(cpu, cpumask)) {
162 
                        int new_apicid = cpu_to_logical_apicid(cpu);
163 
                        if (apicid_cluster(apicid) !=
164 
                                        apicid_cluster(new_apicid)){
165 
                                printk ("%s: Not a valid mask!\n",__FUNCTION__);
166 
                                return 0xFF;
167 
                        }
168 
                        apicid = apicid | new_apicid;
169 
                        cpus_found++;
170 
                }
171 
                cpu++;
172 
        }
173 
        return apicid;
174 
}
175 
 
176 
#endif /* __ASM_MACH_APIC_H */