Rev 331 | Rev 355 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
309 | giacomo | 1 | # S.Ha.R.K. Setup File |
2 | # |
||
3 | # Oslib Configuration |
||
4 | # |
||
5 | |||
6 | # Enable the system time computation through TSC register |
||
7 | # Only Pentium or higher CPU class |
||
8 | TSC = TRUE |
||
9 | |||
10 | # Enable timer interrupt through P6 APIC instead of PIT |
||
11 | # Only P6 or higher CPU class, TSC support must be enabled |
||
12 | APIC = FALSE |
||
13 | |||
331 | giacomo | 14 | #Enable Read Timer Optimization |
15 | #TIMER_OPT = 1000 (For CPU < 1 GHz - Wraparound 585 years) |
||
16 | #TIMER_OPT = 2000 (For 1 GHz < CPU < 2 GHz - Wraparound 146 years) |
||
17 | #TIMER_OPT = 4000 (For 2 GHz < CPU < 4 GHz - Wraparound 36 years) |
||
336 | giacomo | 18 | #TIMER_OPT = 8000 (For CPU < 8 GHz - Wraparound 292 years) |
19 | TIMER_OPT = 8000 |
||
331 | giacomo | 20 |