Rev 2 | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 2 | pj | 1 | /* |
| 2 | * Project: S.Ha.R.K. |
||
| 3 | * |
||
| 4 | * Coordinators: |
||
| 5 | * Giorgio Buttazzo <giorgio@sssup.it> |
||
| 6 | * Paolo Gai <pj@gandalf.sssup.it> |
||
| 7 | * |
||
| 8 | * Authors : |
||
| 9 | * Paolo Gai <pj@gandalf.sssup.it> |
||
| 10 | * Massimiliano Giorgi <massy@gandalf.sssup.it> |
||
| 11 | * Luca Abeni <luca@gandalf.sssup.it> |
||
| 12 | * (see the web pages for full authors list) |
||
| 13 | * |
||
| 14 | * ReTiS Lab (Scuola Superiore S.Anna - Pisa - Italy) |
||
| 15 | * |
||
| 16 | * http://www.sssup.it |
||
| 17 | * http://retis.sssup.it |
||
| 18 | * http://shark.sssup.it |
||
| 19 | */ |
||
| 20 | |||
| 21 | /** |
||
| 22 | ------------ |
||
| 23 | CVS : $Id: _rtc.h,v 1.1.1.1 2002-03-29 14:12:49 pj Exp $ |
||
| 24 | |||
| 25 | File: $File$ |
||
| 26 | Revision: $Revision: 1.1.1.1 $ |
||
| 27 | Last update: $Date: 2002-03-29 14:12:49 $ |
||
| 28 | ------------ |
||
| 29 | |||
| 30 | Author: Massimiliano Giorgi |
||
| 31 | |||
| 32 | A source from Linux 2.2.9 modified to work with S.Ha.R.K. |
||
| 33 | |||
| 34 | mc146818rtc.h - register definitions for the Real-Time-Clock / CMOS RAM |
||
| 35 | Copyright Torsten Duwe <duwe@informatik.uni-erlangen.de> 1993 |
||
| 36 | derived from Data Sheet, Copyright Motorola 1984 (!). |
||
| 37 | It was written to be part of the Linux operating system. |
||
| 38 | |||
| 39 | **/ |
||
| 40 | |||
| 41 | /* |
||
| 42 | * Copyright (C) 2000 Paolo Gai |
||
| 43 | * |
||
| 44 | * This program is free software; you can redistribute it and/or modify |
||
| 45 | * it under the terms of the GNU General Public License as published by |
||
| 46 | * the Free Software Foundation; either version 2 of the License, or |
||
| 47 | * (at your option) any later version. |
||
| 48 | * |
||
| 49 | * This program is distributed in the hope that it will be useful, |
||
| 50 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
||
| 51 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||
| 52 | * GNU General Public License for more details. |
||
| 53 | * |
||
| 54 | * You should have received a copy of the GNU General Public License |
||
| 55 | * along with this program; if not, write to the Free Software |
||
| 56 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA |
||
| 57 | * |
||
| 58 | */ |
||
| 59 | |||
| 60 | #ifndef _MC146818RTC_H |
||
| 61 | #define _MC146818RTC_H |
||
| 62 | |||
| 63 | #include <drivers/rtc.h> |
||
| 64 | |||
| 65 | #ifndef RTC_PORT |
||
| 66 | #define RTC_PORT(x) (0x70 + (x)) |
||
| 67 | #define RTC_ALWAYS_BCD 1 |
||
| 68 | #endif |
||
| 69 | |||
| 70 | /********************************************************************** |
||
| 71 | * register summary |
||
| 72 | **********************************************************************/ |
||
| 73 | #define RTC_SECONDS 0 |
||
| 74 | #define RTC_SECONDS_ALARM 1 |
||
| 75 | #define RTC_MINUTES 2 |
||
| 76 | #define RTC_MINUTES_ALARM 3 |
||
| 77 | #define RTC_HOURS 4 |
||
| 78 | #define RTC_HOURS_ALARM 5 |
||
| 79 | /* RTC_*_alarm is always true if 2 MSBs are set */ |
||
| 80 | # define RTC_ALARM_DONT_CARE 0xC0 |
||
| 81 | |||
| 82 | #define RTC_DAY_OF_WEEK 6 |
||
| 83 | #define RTC_DAY_OF_MONTH 7 |
||
| 84 | #define RTC_MONTH 8 |
||
| 85 | #define RTC_YEAR 9 |
||
| 86 | |||
| 87 | /* control registers - Moto names |
||
| 88 | */ |
||
| 89 | #define RTC_REG_A 10 |
||
| 90 | #define RTC_REG_B 11 |
||
| 91 | #define RTC_REG_C 12 |
||
| 92 | #define RTC_REG_D 13 |
||
| 93 | |||
| 94 | /********************************************************************** |
||
| 95 | * register details |
||
| 96 | **********************************************************************/ |
||
| 97 | #define RTC_FREQ_SELECT RTC_REG_A |
||
| 98 | |||
| 99 | /* update-in-progress - set to "1" 244 microsecs before RTC goes off the bus, |
||
| 100 | * reset after update (may take 1.984ms @ 32768Hz RefClock) is complete, |
||
| 101 | * totalling to a max high interval of 2.228 ms. |
||
| 102 | */ |
||
| 103 | # define RTC_UIP 0x80 |
||
| 104 | # define RTC_DIV_CTL 0x70 |
||
| 105 | /* divider control: refclock values 4.194 / 1.049 MHz / 32.768 kHz */ |
||
| 106 | # define RTC_REF_CLCK_4MHZ 0x00 |
||
| 107 | # define RTC_REF_CLCK_1MHZ 0x10 |
||
| 108 | # define RTC_REF_CLCK_32KHZ 0x20 |
||
| 109 | /* 2 values for divider stage reset, others for "testing purposes only" */ |
||
| 110 | # define RTC_DIV_RESET1 0x60 |
||
| 111 | # define RTC_DIV_RESET2 0x70 |
||
| 112 | /* Periodic intr. / Square wave rate select. 0=none, 1=32.8kHz,... 15=2Hz */ |
||
| 113 | # define RTC_RATE_SELECT 0x0F |
||
| 114 | |||
| 115 | /**********************************************************************/ |
||
| 116 | #define RTC_CONTROL RTC_REG_B |
||
| 117 | # define RTC_SET 0x80 /* disable updates for clock setting */ |
||
| 118 | # define RTC_PIE 0x40 /* periodic interrupt enable */ |
||
| 119 | # define RTC_AIE 0x20 /* alarm interrupt enable */ |
||
| 120 | # define RTC_UIE 0x10 /* update-finished interrupt enable */ |
||
| 121 | # define RTC_SQWE 0x08 /* enable square-wave output */ |
||
| 122 | # define RTC_DM_BINARY 0x04 /* all time/date values are BCD if clear */ |
||
| 123 | # define RTC_24H 0x02 /* 24 hour mode - else hours bit 7 means pm */ |
||
| 124 | # define RTC_DST_EN 0x01 /* auto switch DST - works f. USA only */ |
||
| 125 | |||
| 126 | /**********************************************************************/ |
||
| 127 | #define RTC_INTR_FLAGS RTC_REG_C |
||
| 128 | /* caution - cleared by read */ |
||
| 129 | # define RTC_IRQF 0x80 /* any of the following 3 is active */ |
||
| 130 | # define RTC_PF 0x40 |
||
| 131 | # define RTC_AF 0x20 |
||
| 132 | # define RTC_UF 0x10 |
||
| 133 | |||
| 134 | /**********************************************************************/ |
||
| 135 | #define RTC_VALID RTC_REG_D |
||
| 136 | # define RTC_VRT 0x80 /* valid RAM and time */ |
||
| 137 | /**********************************************************************/ |
||
| 138 | |||
| 139 | /* example: !(CMOS_READ(RTC_CONTROL) & RTC_DM_BINARY) |
||
| 140 | * determines if the following two #defines are needed |
||
| 141 | */ |
||
| 142 | #ifndef BCD_TO_BIN |
||
| 143 | #define BCD_TO_BIN(val) ((val)=((val)&15) + ((val)>>4)*10) |
||
| 144 | #endif |
||
| 145 | |||
| 146 | #ifndef BIN_TO_BCD |
||
| 147 | #define BIN_TO_BCD(val) ((val)=(((val)/10)<<4) + (val)%10) |
||
| 148 | #endif |
||
| 149 | |||
| 150 | /* |
||
| 151 | * ioctl calls that are permitted to the /dev/rtc interface, if |
||
| 152 | * CONFIG_RTC was enabled. |
||
| 153 | */ |
||
| 154 | |||
| 155 | #define RTC_AIE_ON _IO('p', 0x01) /* Alarm int. enable on */ |
||
| 156 | #define RTC_AIE_OFF _IO('p', 0x02) /* ... off */ |
||
| 157 | #define RTC_UIE_ON _IO('p', 0x03) /* Update int. enable on */ |
||
| 158 | #define RTC_UIE_OFF _IO('p', 0x04) /* ... off */ |
||
| 159 | #define RTC_PIE_ON _IO('p', 0x05) /* Periodic int. enable on */ |
||
| 160 | #define RTC_PIE_OFF _IO('p', 0x06) /* ... off */ |
||
| 161 | |||
| 162 | #define RTC_ALM_SET _IOW('p', 0x07, struct rtc_time) /* Set alarm time */ |
||
| 163 | #define RTC_ALM_READ _IOR('p', 0x08, struct rtc_time) /* Read alarm time */ |
||
| 164 | #define RTC_RD_TIME _IOR('p', 0x09, struct rtc_time) /* Read RTC time */ |
||
| 165 | #define RTC_SET_TIME _IOW('p', 0x0a, struct rtc_time) /* Set RTC time */ |
||
| 166 | #define RTC_IRQP_READ _IOR('p', 0x0b, unsigned long) /* Read IRQ rate */ |
||
| 167 | #define RTC_IRQP_SET _IOW('p', 0x0c, unsigned long) /* Set IRQ rate */ |
||
| 168 | #define RTC_EPOCH_READ _IOR('p', 0x0d, unsigned long) /* Read epoch */ |
||
| 169 | #define RTC_EPOCH_SET _IOW('p', 0x0e, unsigned long) /* Set epoch */ |
||
| 170 | |||
| 171 | |||
| 172 | #endif /* _MC146818RTC_H */ |