Subversion Repositories shark

#ifndef __ASM_MACH_APIC_H
#define __ASM_MACH_APIC_H
#include <asm/smp.h>

#define SEQUENTIAL_APICID
#ifdef SEQUENTIAL_APICID
#define xapic_phys_to_log_apicid(phys_apic) ( (1ul << ((phys_apic) & 0x3)) |\
                ((phys_apic<<2) & (~0xf)) )
#elif CLUSTERED_APICID
#define xapic_phys_to_log_apicid(phys_apic) ( (1ul << ((phys_apic) & 0x3)) |\
                ((phys_apic) & (~0xf)) )
#endif

#define NO_BALANCE_IRQ (1)
#define esr_disable (1)

#define NO_IOAPIC_CHECK (0)

static inline int apic_id_registered(void)
{
        return (1);
}

#define APIC_DFR_VALUE  (APIC_DFR_CLUSTER)
static inline cpumask_t target_cpus(void)
{
        return cpu_online_map;
}
#define TARGET_CPUS     (target_cpus())

#define INT_DELIVERY_MODE dest_LowestPrio
#define INT_DEST_MODE 1     /* logical delivery broadcast to all procs */

#define APIC_BROADCAST_ID     (0xff)
static inline unsigned long check_apicid_used(physid_mask_t bitmap, int apicid)
{
        return 0;
}

static inline unsigned long check_apicid_present(int bit)
{
        return physid_isset(bit, phys_cpu_present_map);
}

#define apicid_cluster(apicid) (apicid & 0xF0)

static inline unsigned long calculate_ldr(unsigned long old)
{
        unsigned long id;
        id = xapic_phys_to_log_apicid(hard_smp_processor_id());
        return ((old & ~APIC_LDR_MASK) | SET_APIC_LOGICAL_ID(id));
}

/*
 * Set up the logical destination ID.
 *
 * Intel recommends to set DFR, LDR and TPR before enabling
 * an APIC.  See e.g. "AP-388 82489DX User's Manual" (Intel
 * document number 292116).  So here it goes...
 */
static inline void init_apic_ldr(void)
{
        unsigned long val;

        apic_write_around(APIC_DFR, APIC_DFR_VALUE);
        val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
        val = calculate_ldr(val);
        apic_write_around(APIC_LDR, val);
}

static inline void clustered_apic_check(void)
{
        printk("Enabling APIC mode:  %s.  Using %d I/O APICs\n",
                "Cluster", nr_ioapics);
}

static inline int multi_timer_check(int apic, int irq)
{
        return 0;
}

static inline int apicid_to_node(int logical_apicid)
{
        return 0;
}

extern u8 bios_cpu_apicid[];

static inline int cpu_present_to_apicid(int mps_cpu)
{
        if (mps_cpu < NR_CPUS)
                return (int)bios_cpu_apicid[mps_cpu];
        else
                return BAD_APICID;
}

static inline physid_mask_t apicid_to_cpu_present(int phys_apicid)
{
        return physid_mask_of_physid(phys_apicid);
}

extern u8 cpu_2_logical_apicid[];
/* Mapping from cpu number to logical apicid */
static inline int cpu_to_logical_apicid(int cpu)
{
       if (cpu >= NR_CPUS)
               return BAD_APICID;
       return (int)cpu_2_logical_apicid[cpu];
 }

static inline int mpc_apic_id(struct mpc_config_processor *m,
                        struct mpc_config_translation *translation_record)
{
        printk("Processor #%d %ld:%ld APIC version %d\n",
                m->mpc_apicid,
                (m->mpc_cpufeature & CPU_FAMILY_MASK) >> 8,
                (m->mpc_cpufeature & CPU_MODEL_MASK) >> 4,
                m->mpc_apicver);
        return m->mpc_apicid;
}

static inline physid_mask_t ioapic_phys_id_map(physid_mask_t phys_map)
{
        /* For clustered we don't have a good way to do this yet - hack */
        return physids_promote(0xFUL);
}

#define WAKE_SECONDARY_VIA_INIT

static inline void setup_portio_remap(void)
{
}

static inline void enable_apic_mode(void)
{
}

static inline int check_phys_apicid_present(int boot_cpu_physical_apicid)
{
        return (1);
}

static inline unsigned int cpu_mask_to_apicid(cpumask_const_t cpumask)
{
        int num_bits_set;
        int cpus_found = 0;
        int cpu;
        int apicid;    

        num_bits_set = cpus_weight_const(cpumask);
        /* Return id to all */
        if (num_bits_set == NR_CPUS)
                return (int) 0xFF;
        /*
         * The cpus in the mask must all be on the apic cluster.  If are not
         * on the same apicid cluster return default value of TARGET_CPUS.
         */
        cpu = first_cpu_const(cpumask);
        apicid = cpu_to_logical_apicid(cpu);
        while (cpus_found < num_bits_set) {
                if (cpu_isset_const(cpu, cpumask)) {
                        int new_apicid = cpu_to_logical_apicid(cpu);
                        if (apicid_cluster(apicid) !=
                                        apicid_cluster(new_apicid)){
                                printk ("%s: Not a valid mask!\n",__FUNCTION__);
                                return 0xFF;
                        }
                        apicid = apicid | new_apicid;
                        cpus_found++;
                }
                cpu++;
        }
        return apicid;
}

#endif /* __ASM_MACH_APIC_H */