Rev 355 | Rev 450 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | RSS feed
# S.Ha.R.K. Setup File
#
# Oslib Configuration
#
# Enable the system time computation through TSC register
# Only Pentium or higher CPU class
TSC = TRUE
# Enable timer interrupt through P6 APIC instead of PIT
# Only P6 or higher CPU class, TSC support must be enabled
APIC = FALSE
#Enable Read Timer Optimization
#TIMER_OPT = 1000 (For CPU < 1 GHz - Wraparound 585 years)
#TIMER_OPT = 2000 (For 1 GHz < CPU < 2 GHz - Wraparound 146 years)
#TIMER_OPT = 4000 (For 2 GHz < CPU < 4 GHz - Wraparound 36 years)
#TIMER_OPT = 8000 (For CPU < 8 GHz - Wraparound 292 years)
TIMER_OPT = 8000
#Select the events tracer
# TRACER = "NO","OLD","NEW"
TRACER = "NO"